 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| EUP7966 2A Low-Dropout Regulator with Enable DESCRIPTION The EUP7966 is a high current, fast response voltage regulator designed for use in applications requiring very low input voltage and very low dropout voltage at up to 2 amps. It operates from two input voltages : VBIAS provides 5V voltage to drive the gate of the N-MOS power transistor, while VIN is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low VIN voltage. The EUP7966 features ultra low dropout, ideal for applications where VOUT is very close to VIN. Additionally, the EUP7966 has an enable pin to further reduce power dissipation while shutdown. The EUP7966 provides excellent regulation over variations in line, load and temperature. The EUP7966 provides a power OK signal to indicate if the voltage level of VOUT reaches 92% of its rating value. The EUP7966 is available in the power SOP-8 (FD) package. It is available with 1.2V, 1.5V, 1.8V and 2.5V internally preset outputs, that are also be able to programmed as low as 0.8V with ADJ pin configured with external resistors. FEATURES Input Voltage as Low as 1.2V and VBIAS Voltage 5V 2% Output Voltage 300mV Dropout @ 2A, VOUT=1.2V Over Current and Over Temperature Protection Enable Pin Low Reverse Leakage (Output to Input) Power OK Output 1.2V, 1.5V, 1.8V and 2.5V Standard Voltages Available and Each also can be Adjustable by Connecting ADJ with External Resistors SOP-8 (FD) Package RoHS Compliant and 100% Lead (Pb)-Free APPLICATIONS Motherboards Peripheral Cards Network cards Set Top Boxes Notebook Computers Typical Application Circuit Figure 1. Fixed Output Voltage DS7966 Ver1.0 Aug. 2006 1 EUP7966 Figure 2. Adjustable Output Voltage Block Diagram Figure 3. DS7966 Ver1.0 Aug. 2006 2 EUP7966 Pin Configurations Part Number Pin Configurations EUP7966 SOP-8 (FD) Pin Description PIN POK VEN VIN VBIAS NC VOUT ADJ GND SOP-8 1 2 3 4 5 6 7 8 DESCRIPTION Assert high once VOUT reaches 92% of its rating voltage. Open-drain output. Enable Input. Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. The device will be enabled if this pin is left open. High current input voltage. Large bulk capacitance should be placed closely to this pin . A 10F ceramic capacitor is recommended at this pin. Input voltage for controlling circuit. Not connected. The power output of the device. A pull low resistance exists when deactivate device by VEN. This pin, when grounded, sets the output voltage by the internal feedback resistors. If external feedback resistors are used , the output voltage will be VOUT=0.8(R1+R2)/R2 Volts. Reference ground. DS7966 Ver1.0 Aug. 2006 3 EUP7966 Ordering Information Order Number EUP7966-12DIR1 EUP7966-15DIR1 EUP7966-18DIR1 EUP7966-25DIR1 Package Type SOP-8 (FD) SOP-8 (FD) SOP-8 (FD) SOP-8 (FD) Marking xxxx EUP7966 T xxxx EUP7966 C xxxx EUP7966 D xxxx EUP7966 B Operating Temperature range -40 C to 85C -40 C to 85C -40 C to 85C -40 C to 85C EUP7966-1/4 1/4 1/4 1/4 1/4 1/4 1/4 Lead Free Code 1: Lead Free 0: Lead Packing R: Tape & Reel Operating temperature range I: Industry Standard Package Type D: SOP (FD) Output Voltage 12: 1.2V 15: 1.5V 18: 1.8V 25: 2.5V DS7966 Ver1.0 Aug. 2006 4 EUP7966 Absolute Maximum Ratings VBIAS,VIN ,Input Voltage -------------------------------------------------------------- 6V Junction Temperature ------------------------------------------------------------------- 150C Storage Temperature ------------------------------------------------------ -65C to +150C Power Dissipation ------------------------------------------------------------- Internal Limiting Lead Temperature (Soldering, 10sec.) ------------------------------------------------- 260C Thermal Resistance JA, SOP-8 (FD) ------------------------------------------------ 42.3C/W ESD Rating Human Body Model ------------------------------------------------------------------- 1kV Operating Ratings VIN Voltage ---------------------------------------------------------------------------- 1.2 to 3.6V VPP Voltage ----------------------------------------------------------------------------- 4.5 to 5.5V Temperature Range --------------------------------------------------------- -40C TA 85C Electrical Characteristics VBIAS= 5V, VIN=VOUT+0.5V, IO=10mA,CIN=COUT=10F, CBIAS=1F ,TA =TJ= 25C unless otherwise specified. Symbol VIN IQ ISD VBIAS IBH IBL VOUT Parameter Input Voltage Range Quiescent Current (Ground Current) Shutdown Current VBIAS Voltage Range VBIAS Current Output Voltage Accuracy (Fixed) Line Regulation Load Regulation Conditions VIN=VOUT+0.5V,IO=10mA VIN=VOUT+3.6V,IO=100mA VEN=0V,VIN=2.2V VEN=0V,VIN=3.6V VOUT=1.2V VEN=0V TA=-40 to 85J VIN=(VOUT+0.5V) to 5V, TA=-40 to 85J 10mA Io 1A Io=0.1A Io=2A VO=GND VEN=0V VADJ=V0UT Min 1.2 ----4.2 ---2 -3 ------0.792 -0.17 EUP7966 Typ Max. -1 1.1 0.1 0.4 -0.8 ---0.2 3.5 10 200 2 75 0.804 -0.22 3.6 1.6 2.5 1 5 5.5 1.2 1 2 3 1 10 15 300 --0.816 1 0.27 Unit V mA A V mA A % % mV mV A [ V A V VDROP ISC ADJ VREF Dropout Voltage Short Circuit Current VOUT Pull Low Resistance Reference Voltage Adjust Pin Current Adjust Pin Threshold DS7966 Ver1.0 Aug. 2006 5 EUP7966 Electrical Characteristics VBIAS= 5V, VIN=VOUT+0.5V, IO=10mA,CIN=COUT=10F, CBIAS=1F ,TA =TJ= 25C unless otherwise specified. Symbol VEN VENH EENL POK VTHPOK VHYPOK TOT TOTHY Parameter VEN Pin Voltage High VEN Pin Voltage Low VEN Pin Bias Current VOUT Power OK Voltage Hysteresis Over Temperature Over Temperature Hysteresis Conditions TA=-40 to 85J TA=-40 to 85J VEN=0V Min 1.6 --------- EUP7966 Typ Max. ---90 7.5 155 30 3.9 20 -0.4 1 ------- Unit V V A % % J J V mV Over Temperature Protection (OTP) Under Voltage Lock Out (UVLO) Vbias Thereshold Hysteresis DS7966 Ver1.0 Aug. 2006 6 EUP7966 Typical Operating Characteristics Quiescent Current vs. Input Voltage 1.5 Quiescent Current vs. Temperature 1.50 Quiescent Current (mA) 1.2 Quiescent Current (mA) 1.8 2.1 2.4 2.7 3.0 3.3 3.6 1.25 1.00 0.75 0.50 0.25 0.00 -40 0.9 0.6 0.3 0.0 1.5 -20 0 20 40 o 60 80 100 Input Voltage (V) Temperature ( C) Figure 4. VBIAS Current vs. Input Voltage 1.0 Figure 5. VBIAS Current vs. Temperature 1.00 VBIAS Current (mA) 0.8 0.6 VBIAS Current (mA) 0.75 0.50 0.4 0.25 0.2 0.0 1.5 1.8 2.1 2.4 2.7 3.0 3.3 3.6 0.00 -40 -20 0 20 40 o 60 80 100 Input Voltage (V) Temperature ( C) Figure 6. Figure 7. Output Voltage vs. Input Voltage 1.224 1.216 1.224 Output Voltage vs. Output Current Output Voltage (V) Output Voltage (V) 1.8 2.1 2.4 2.7 3.0 3.3 3.6 1.216 1.208 1.200 1.192 1.184 1.176 0.00 0.25 0.50 0.75 1.00 1.25 1.50 1.75 2.00 1.208 1.200 1.192 1.184 1.176 1.5 Input Voltage (V) Output Current (A) Figure 8. DS7966 Ver1.0 Aug. 2006 Figure 9. 7 EUP7966 Output Voltage vs. Temperature 1.224 1.218 Reference Voltage vs. Input Voltage 0.812 0.808 Output Voltage (V) 1.212 1.206 1.200 1.194 1.188 1.182 1.176 -40 -20 0 20 40 o Reference Voltage (V) 80 100 0.804 0.800 0.796 0.792 0.788 1.5 IO= 0A IO= 1A 60 1.8 2.1 2.4 2.7 3.0 3.3 3.6 Temperature ( C) Input Voltage (V) Figure 10. Figure 11. Reference Voltage vs. Temperature 0.812 400 350 0.808 Dropout Voltage vs. Load Current Reference Voltage (V) Dropout Voltage (mV) 300 250 o 0.804 0.800 0.796 0.792 0.788 -40 T=85 C 200 150 100 50 o T=25 C o T=-40 C 0 0.0 -20 0 20 40 o 60 80 100 0.5 1.0 1.5 2.0 Temperature ( C) Load Current (A) Figure 12. Figure 13. Figure 14. DS7966 Ver1.0 Aug. 2006 Figure 15. 8 EUP7966 Figure 16. Figure 17. Figure 18. Figure 19. Figure 20. DS7966 Ver1.0 Aug. 2006 9 EUP7966 Application Note External Capacitors To assure regulator stability, input and output capacitors are required as shown in the Typical Application Circuit. Output Capacitor The EUP7966 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (temperature characteristics X7R, X5R, Z5U, or Y5V) in 4.7 to 22F range with 5m to 200m ESR range is suitable in the EUP7966 application circuit. The output capacitor must meet the requirement for minimum amount of capacitance and also have an ESR (Equivalent Series Resistance) value which is within a stable range (5m to 200m) Input Capacitor The input capacitor must be at least 10 F ceramic, but can be increased without limit. It's purpose is to provide a low source impedance for the regulator input. Bias Capacitor The 1F capacitor on the bias line can be any good quality capacitor (ceramic is recommended). Bias Voltage The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage must be in the range of 4.5 - 5.5V to assure proper operation of the part. Shutdown Operation Pulling down the VEN pin will turn-off the regulator. VEN pin must be actively terminated through a pull-up resistor (10 k[ to 100 k[ ) for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator) , the pull-up resistor is not required. This pin must be tied to VIN if not used. Power Dissipation /Heatsinking A heatsink may be required depending on the maximum power dissipation and maximum ambient temperature of the application. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. The total power dissipation of the device is given by: PD=(VIN-VOUT)IOUT+(VIN)IGND where IGND is the operating ground current of the device. The maximum allowable temperature rise (TRmax) depends on the maximum ambient temper -ature (TAmax) of the application, and the maximum allowable junction temperature (TJmax): TRmax=TJmax-TAmax The maximum allowable value for junction to ambient Thermal Resistance, JA, can be calculated using the formula: JA=TRmax/PD Heatsinking for the SOP-8 (FD) package is accomplished by allowing heat to flow through the ground slug on the bottom of the package into the copper on the PC board. The heat slug must be soldered down to a copper plane to get good heat transfer. It can also be connected through vias to internal copper planes .Since the heat slug is at ground potential, traces must not be routed under it which are not at ground potential. Under all possible conditions, the junction temperature must be within the range specified under operating conditions. DS7966 Ver1.0 Aug. 2006 10 EUP7966 Packaging Information SOP-8 (FD) X Y Z Standard Solder Map Bottom Ues as much copper area as possible EXPOSED PAD Symbols A B C D E H F L1 L2 M N A1 B1 Dimension in Millimeters Min. Max. 4.80 5.00 5.80 6.20 3.80 4.00 1.194 1.346 1.45 1.55 0.00 0.10 0.33 0.51 0.19 0.25 0.40 1.27 0 8 40 50 2.6 2.8 2.4 2.6 Dimension in Inches Min. Max. 0.189 0.197 0.228 0.244 0.150 0.157 0.047 0.053 0.057 0.061 0.000 0.004 0.013 0.020 0.007 0.010 0.016 0.050 0 8 40 50 0.102 0.110 0.095 0.102 DS7966 Ver1.0 Aug. 2006 11 |
Price & Availability of EUP7966-18DIR1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |